EXHIBIT 029

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹	
4. A method for	Without conceding that the preamble of claim 4 of the '9893 Patent is limiting, the Lenovo	
exchanging	IdeaPad Duet 3 Chromebook (hereinafter, the "Lenovo product") performs a method for	
messages in an	exchanging messages in an integrated circuit comprising a plurality of modules, the messages	
integrated circuit	between the plurality of modules being exchanged via a network, either literally or under the	
comprising a	doctrine of equivalents.	
plurality of		
modules, the	The Lenovo product includes an integrated circuit. For example, the Lenovo product includes the	
messages between	Qualcomm Snapdragon 7c Gen 2 Compute Platform system on chip (hereinafter, the "Snapdragon	
the plurality of	SoC").	
modules being	Lenovo IdeaPad Duet 3	
exchanged via a		
network	Chromebook	
	Featuring a Snapdragon 7c Gen 2 Compute Platform	
	The Lenovo IdeaPad Duet 3 Chromebook is the ideal work	
	and play device for the hyper-mobile user looking for superior experience with the larger 11" 2K near-borderless display.	
	Faster connectivity options, all-day battery life, and the more	
	powerful, fanless and efficient performance of the	
	Snapdragon° 7c Gen 2 platform gets things done while on the	
	go. Work on the detachable keyboard or take notes and	
	sketch with the optional Lenovo USI Pen 2.	
	1 2 3 4	
	Learn More	

¹ The Lenovo product is charted as a representative product made used, sold, offered for sale, and/or imported by Lenovo. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 3 of 58 PageID #: 1338


U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	https://www.qualcomm.com/products/application/mobile-computing/laptop-device-
	finder/lenovo-ideapad-duet-3-chromebook
	The Snapdragon SoC comprises a plurality of modules, for example Qualcomm Adreno GPU; Octa-
	core Qualcomm Kryo 468 CPU; and Qualcomm Hexagon 692 DSP:

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹		
	Qualcomm® Snapdragon™ 7c Gen 2 Comp	Qualcomm snapdragon	
	Specifications & Features CPU CPU Clock Speed: Up to 2.55 GHz CPU Cores: Octa-core Qualcomm* Kryo* 468 CPU CPU Architecture: 64-bit Process Process Technology: 8 nm OS Support Supports Windows 10 and Windows 11 Chrome OS	Video Playback: Up to 4K HDR10 Codec Support: H.265 (HEVC), H.264 (AVC), VP9 Video Software: Motion Compensated Temporal Filtering (MCTF) Display Max On-Device Display: QXGA @ 60Hz, FHD @ 60Hz Max External Display: QHD @ 60Hz Display Pixels: 2560x1440, 2048x1536	Uplink Technology: Qualcomm* Snapdragon* Upload+ Uplink Carrier Aggregation: 2x20 MHz carrier aggregation Uplink QAM: Up to 64-QAM LTE Speed LTE Peak Download Speed: 600 Mbps Wi-Fi Wi-Fi Standards: 802.11ac Wave 2, 802.11a/b/g, 802.11n Wi-Fi Spectral Bands: 24 GHz, 5 GHz MIMO Configuration: 2x2 (2-stream)
	Memory Memory Type: 2 x 16-bit, LPDDR4x-4266 Storage UFS: eMMC 5.1; UFS 2.1 Visual Subsystem GPU: Qualcomm* Adreno** GPU Camera Image Signal Processor: Qualcomm Spectra** 255 image signal processor, 14-bit Dual Camera, ZSL, 30fps: Up to 16 MP	General Audio - Qualcomm Aqstic technology: Qualcomm Aqstic" audio codec, Qualcomm Aqstic smart speaker amplifier - Qualcomm* aptX" audio playback support: aptX, aptX HD Audio Playback - PCM, Playback: Up to 384kHz/32bit - Additional Playback Features: Native DSD support Qualcomm* Al Engine - AIE CPU: Octa-core Kryo 468 CPU	Qualcomm* FastConnect* Subsystem Bluetooth Version Bluetooth 5.0 GPS Location Satellite Systems Support: NavIC, BeiDou, Galileo, GLONASS, GPS, QZSS, SBAS Security Qualcomm* Processor Security Qualcomm* Content Protection Wi-Fi Security: WPA3


Spectra" 255 image signal processor, 14-bit	0	Qualcomm* Processor Security Qualcomm* Content Protection
Dual Camera, ZSL, 30fps: Up to 16 MP	Qualcomm* AI Engine	Wi-Fi Security: WPA3
Single Camera, ZSL, 30fps: Up to 32 MP	AIE CPU: Octa-core Kryo 468 CPU AIE GPU: Adreno GPU	
Camera Features: Multi-frame Noise Reduction (MFNR)	AIE DSP: Qualcomm* Hexagon* 692 DSP	
Video Capture Features: Rec. 2020 color	Cellular Modem	
gamut video capture, Up to 10-bit color depth video capture	Modern Name: Snapdragon XI5 LTE modern LTE Category	
CAMERA FEATURES	 Downlink LTE Category: LTE Category 12 	
Advanced DPD, WPA3	 Uplink LTE Category: LTE Category 13 	
Multi-Frame Noise Reduction (MFNR) and	 LTE Downlink Features 	
	Downlink Carrier Aggregation: 3x20 MHz	
	33 3	
	Downlink LTE. MIMO: Up to 4x4 MIMO on two carriers	
(MCTF) for noise-free video capture up to UHD (4K) at 30 FPS	 Downlink QAM: Up to 256-QAM, Up to 64-QAM 	
Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2)	LTE Uplink Features	
ssets/documents/prod_brief_o	qcom_sd7c_gen2.pdf in the Lenovo product utilizes Ar	teris network on chip
1	Reduction (MFNR) Video Capture Features: Rec. 2020 color gamut video capture, Up to 10-bit color depth video capture CAMERA FEATURES Advanced DPD, WPA3 Multi-Frame Noise Reduction (MFNR) and Multi-Frame Super Resolution (MFSR) Forward-looking Electronic Image Stabilization (EIS) Motion Compensated Temporal filtering (MCTF) for noise-free video capture up to UHD (4K) at 30 FPS Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2) Ctps://www.qualcomm.com/csets/documents/prod_brief_cets	Reduction (MFNR) Video Capture Features: Rec. 2020 color gamut video capture, Up to 10-bit color depth video capture CAMERA FEATURES Advanced DPD, WPA3 Multi-Frame Noise Reduction (MFNR) and Multi-Frame Super Resolution (MFSR) Forward-looking Electronic Image Stabilization (EIS) Motion Compensated Temporal filtering (MCTF) for noise-free video capture up to UHD (4K) at 30 FPS Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2) Ctps://www.qualcomm.com/content/dam/qcomm-martech/cosets/documents/prod_brief_qcom_sd7c_gen2.pdf Cellular Modem Modem Name: Snapdragon X15 LTE modem LTE Category Downlink LTE Category: LTE Category 12 Uplink LTE Category: LTE Category 13 LTE Downlink Carrier Aggregation: 3x20 MHz carrier aggregation Downlink LTE MIMO: Up to 4x4 MIMO on two carriers Downlink QAM: Up to 256-QAM, Up to 64-QAM LTE Uplink Features


U.S. Patent No. 7,769,893 (Goossens)



'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Certain Arteris Technology Assets Acquired
	by Kurt Shuler , on October 31, 2013
	Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP
	SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.
	≦⊆ Arteris NoC technology has been and will continue to be a key enabler for
	creating larger and more complex chips in a shorter amount of time at a
	lower cost. This acquisition of our technology assets represents a validation
	of the value of Arteris' Network-on-Chip interconnect IP technology.
	ARTER is II
	K. Charles Janac, President and CEO, Arteris
	https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team
	The Arteris NoC exchanges messages between the plurality of modules via a network in the Snapdragon SoC included in the Lenovo product.
	For example, in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.







'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
first information	indicative of a particular location within the addressed message receiving module S, such as a
indicative of a	memory, or a register address, either literally or under the doctrine of equivalents.
location of an	
addressed	For example, the Arteris NoC used in the Snapdragon SoC included in the Lenovo product uses
message receiving	Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB,
module S within	and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the
the network and is	following two-step transfers," including "[a] master send[ing] request packets" and "the slave
comprised of (1) a	return[ing] response packets":
connection	
identifier	11.3.1.1 Transaction Layer
identifying two or	•
more message	The transaction layer is compatible with bus-based transaction protocols used
receiving modules	for on-chip communications. It is implemented in NIUs, which are at the
S and (2) an	boundary of the NoC, and translates between third-party and NTTP proto-
identifier of a	cols. Most transactions require the following two-step transfers:
passive network	The state of the s
interface means	 A master sends request packets.
associated with	÷ ÷
the addressed	 Then, the slave returns response packets.
message receiving	
module S, and	As shown in Figure 11.1, requests from an initiator are sent through the master
second	NIU's transmit port, Tx, to the NoC request network, where they are routed to
information	the corresponding slave NIU. Slave NIUs, upon reception of request packets
indicative of a	
particular location	
within the	
addressed	
message receiving	
module S, such as	

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 12 of 58 PageID #: 1347

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
a memory, or a register address,	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.






'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 313.
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Slave address" and "Slave offset":

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 16 of 58 PageID #: 1351

U.S. Patent No. 7,769,893 (Goossens)


Lenovo Prod	uct Including Sna	pdragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for response
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 t	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs		Stop offset
WrpSize		Wrap size
Rsv		Reserved
CtlId		
		Control identifier, for control packets only
CtlInfo		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only




'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.
the method including the steps of: (a) issuing from said addressing	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product issues from said addressing module M a message request including said first information, said second information, and data and/or connection properties to an address translation unit included as part of an active network interface module associated with said addressing module M, either literally or under the doctrine of equivalents.
module M a message request including said first information, said second information, and data and/or connection properties to an	For example, the Arteris NoC used in the Snapdragon SoC included in the Lenovo product uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
address	

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹				
translation unit included as part of	11.3.1.1 Transaction Layer				
an active network interface module associated with said addressing module M,	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:				
	A master sends request packets.				
	 Then, the slave returns response packets. 				
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.				





'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method for establishing transactions"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹						
	<i>Id.</i> at 313-314.	<i>Id.</i> at 313-314.					
	organized into	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":					
	Field	Size	Function				
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses				
	MstAddr	User Defined	Master address				
	SlvAddr	User Defined	Slave address				
	SlvOfs	User Defined	Slave offset				
	Len	User Defined	Payload length				
	Tag	User Defined	Tag				
	Prs	User defined (0 to 2)	Pressure				
	BE	0 or 4 bits	Byte enables				
	CE	1 bit	Cell error				
	Data	32 bits	Packet payload				
	Info	User Defined	Information about services supported by the NoC				
	Err	1 bit	Error bit				

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 26 of 58 PageID #: 1361

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	Lenovo Prod	uct Including Sn	apdragor	ı System oı	n Chip ¹				
	StartOfs	2 bits	Start of	fset					
	StopOfs	2 bits	Stop of	fset					
	WrpSize	4 bits	Wrap si	ze					
	Rsv	Variable	Reserve	ed					
	CtlId	4 bits/3 bits	Control	identifier,	for cont	rol packets	only		
	CtlInfo	Variable	Control	informati	on, for co	ontrol pack	cets only	,	
	EvtId	User defined	Event i	dentifier, fo	or event	packets on	ly		
								_	
	35 Header	29 28	25 24	Master A		14 Slave Ad		Prs Opcode	0
	Necker	Info Tag Err	Len		Slave offset	t		StartOfs Sto	
	Data BE	Data Byte	BE	Data Byte	BE	Data Byte	BE	Data Byte	
	Data BE	Data Byte	BE	Data Byte	BE	Data Byte	BE	Data Byte	
		32 31 30	27 26	20 19		14 13	5	4 3	0
	Header Data	Rsv Len CE	I	nfo	Tag Data	Master	Address	Prs Opcode	
	Data	CE			Data				
	Data	CE			Data				
	FIGURE 11								
	NTTP pack	et structure.							
		n-Chips Theory ar					-	_	<u>S-</u>
	tneory-and-p	ractice-embedded	a-multi-co	ore-systems	s-6126q1VV	<u>v11fu</u> , at 313	3, 314-315	D.	
	As a further e	example, "[i]nitiat	tor NII 11	nite trans	late[] AH	IR transactio	ons AHR	transaction	ns into
		: NTTP packet see							
	an equivalent	Till packet see	14crice, a.	ia danspoi	i io reques	no aria resp	OTIDED TO	ana mom a	ui 5Ci


'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	NIU, that is, slave IP" and the "AHB-to-NTTP unit instantiates a Translation Table for address decoding" with the table "receiv[ing] 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU. Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.
	As a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; "QoS, which includes guarantees of throughput and/or latency, is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":


'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT. In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure


'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	 Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.



'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf , at slide 12.
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to latency, may be mapped onto the Arteris interconnect topology:
	Memory NoC: Interconnect Topology – Traffic Classes
	Classify your IP connections per class of traffic:
	Best Effort (BE) Image system Low Latency (LL) SRAM
	High Bandwidth (HB) Main/Coherency Defer Clr Anthropolitications Defer Clr
	CSI/I/0
	FromCohNoCMem/I/0 LL HB HB HB #
	FromMainNoC/I/0 LL HB HB HB V
	ISP/I/O BE BE BE
	ARTER <i>i</i> S







'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
information	For example, the Arteris NoC used in the Snapdragon SoC included in the Lenovo product uses
comprising said	Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB,
issued message as	and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the
a single address,	following two-step transfers," including "[a] master send[ing] request packets" and "the slave
	return[ing] response packets":
	11.3.1.1 Transaction Layer
	,
	The transaction layer is compatible with bus-based transaction protocols used
	for on-chip communications. It is implemented in NIUs, which are at the
	boundary of the NoC, and translates between third-party and NTTP proto-
	cols. Most transactions require the following two-step transfers:
	A master sends request packets.
	* *
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master
	NIU's transmit port, Tx, to the NoC request network, where they are routed to
	the corresponding slave NIU. Slave NIUs, upon reception of request packets
	, 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 37 of 58 PageID #: 1372

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.






'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target. Id. at 313.
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 41 of 58 PageID #: 1376

U.S. Patent No. 7,769,893 (Goossens)

Lenovo Prod	uct Including Snap	odragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 to	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs		Stop offset
WrpSize		Wrap size
Rsv		Reserved
CtlId		Control identifier, for control packets only
CtlInfo		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only




'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
(c) determining, at said address translation unit, which message receiving module	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product determines, at said address translation unit, which message receiving module S is being addressed in said message request issued from said addressing module M based on said single address, either literally or under the doctrine of equivalents.
S is being addressed in said	For example, the Arteris NoC used by the Snapdragon SoC included in the Lenovo product uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB,

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
message request issued from said addressing module M based	and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
on said single	11.3.1.1 Transaction Layer
address, and	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers: • A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 45 of 58 PageID #: 1380

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Slave address" and "Slave offset":

Case 2:22-cv-00481-JRG Document 1-29 Filed 12/19/22 Page 48 of 58 PageID #: 1383

U.S. Patent No. 7,769,893 (Goossens)


Lenovo Prod	uct Including Sna	pdragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 t	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs		Stop offset
WrpSize		Wrap size
Rsv		Reserved
CtlId		
		Control identifier, for control packets only
CtlInfo		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only



'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.
(d) further determining, at said address translation unit, the particular	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product further determines, at said address translation unit, the particular location within the addressed message receiving module S based on said single address, either literally or under the doctrine of equivalents.
location within the addressed message receiving module S based on said single address.	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":


'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Slave address" and "Slave offset":

U.S. Patent No. 7,769,893 (Goossens)

Lenovo Prod	uct Including Sna	pdragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 t	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs		Stop offset
WrpSize		Wrap size
Rsv		Reserved
CtlId		Control identifier, for control packets only
CtlInfo		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only



'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":

'9893 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.